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Thin film Al2O3/Al-rich Al2O3/SiO2 structures were fabricated on p-Si substrates.  
Radio-frequency magnetron co-sputtering was used to form Al-rich Al2O3 thin film 
as the charge-trapping layer of nonvolatile Al2O3 memory.  Capacitance-voltage 
measurements showed a large hysteresis due to charge trapping in the Al-rich Al2O3 
layer.  The charge trap density was estimated to be 42.7 × 1018 cm-3, which is the 
largest value ever reported for an Al-rich Al2O3 layer; it is six times larger than that 
of a conventional metal-nitride-oxide-silicon memory.  Thermal annealing was found 
to reduce the leakage current of the Al2O3 blocking layer, thereby providing this 
structure with better data retention at room temperature than an as-deposited one.  In 
addition, the annealed structure was found to exhibit good data retention even at 
100°C. 
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1. Introduction 
Nonvolatile semiconductor memory devices are being widely studied because of 
their low-power operation, high memory density per volume, and other attractive 
features.  Charge trap memories [1-7] are a subject of special interest for nanoscale 
devices [8-11] because their simple structure should enable extremely large-scale 
integration. 
Recently, we fabricated a simple trap memory consisting of a SiO2 tunnelling 
insulator, an Al-rich Al2O3 charge trapping layer, and an Al2O3 blocking insulator 
[12].  The capacitance-voltage (C-V) characteristics exhibit a large hysteresis.  This is 
a promising structure because the layer on the tunnelling insulator contains only two 
elements (Al, O).  Although this simple gate structure is suitable for a low-cost 
memory, there are a couple of problems with it. One is that there are large defects in 
the Al2O3 blocking layer because the sample was not annealed after deposition.  
Another problem is that the use of a low-resistivity wafer (ρ ≅ 1.5 × 10-2 Ω cm) makes 
the width of the semiconductor depletion layer, W, small.  This makes the capacitance, 
CD, of the semiconductor depletion layer large, which results in a large minimum 
capacitance, Cmin, in the C-V curve, where Cmin equals the series capacitance of CD 
and the gate insulator capacitance, Ci.  In consequence, there is a small difference 
between the capacitance after writing and that after erasing, which is not suitable for 
capacitance measurements.  One more problem is that the sample was made on an n-
Si wafer, for which the carriers are holes and the mobility is low. 
In this study, we fabricated an Al2O3/Al-rich Al2O3/SiO2 structure on a p-Si 
substrate with a high resistivity (ρ ≅ 1 Ω cm) to obtain a smaller Cmin and thus a larger 
difference between the capacitance after writing and that after erasing.  Moreover, the 
use of a p-Si substrate, for which the carriers are electrons, also provides a higher 
 2 
Nakata et al.: Improvement of Charge Trapping Characteristics of Al2O3/Al-rich Al2O3/SiO2 Stacked 
Films by Thermal Annealing 
mobility.  We used this structure to investigate the effects of annealing by comparing 
the C-V characteristics of as-deposited and annealed samples.  We also investigated 
data retention by measuring the timewise change in capacitance at room temperature 
and at 100°C. 
 
2. Experiments 
2.1. Film deposition 
Radio-frequency (RF) magnetron co-sputtering was used to form Al-rich Al2O3 
[13].  Al metal plates were placed on an Al2O3 target, and the Al content of the Al-O 
film was controlled by means of the areal ratio of the Al on the target. 
Sputtering was carried out with Ar gas at a flow rate of 2 sccm, a pressure of 
0.267 Pa, an RF power of 100 W, and an RF frequency of 13.56 MHz.  The thickness 
of deposited film was measured with a spectroscopic ellipsometer. The Al content of 
the Al-O film was investigated with an electron probe micro-analyzer. 
The samples were made on (100) p-Si substrates.  First [Fig. 1(a)], the wafers 
were cleaned with HF for 40 s, and thermal oxidation formed a layer of SiO2 as a 
tunnel barrier insulator.  The oxidation was carried out in a gas mixture (N2:O2 = 3:1) 
at a temperature of 1000°C for a period of 180 s.  It resulted in a 3.4-nm-thick layer of 
SiO2. 
Next, a 5-nm-thick layer of Al-rich Al2O3 as a charge storage layer was deposited 
by co-sputtering .  The Al content was as high as 50%, which is larger than the 40% 
for stoichiometric Al2O3.  Then, RF sputtering deposited a 6-nm-thick layer of 
stoichiometric Al2O3 as a blocking barrier insulator.  After deposition, the samples 
were annealed in N2 gas. The annealing process employed a linear temperature ramp 
to 400°C in 1 h, followed by a 10-m hold, and a linear cool-down for 3 h.  Finally, a 
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square gate electrode with a width of 50 µm was formed by the thermal evaporation 
of Al at a pressure of 1.33×10−4 Pa.  In the band diagram of this structure [Fig. 1(b)], 
the height of the Al2O3 conduction barrier is 2.8 eV with respect to the Si conduction 
band [14, 15] and 4 eV with respect to the Al Fermi level [16].  In contrast, the height 
of an HfO2 conduction barrier is only 1.5 eV with respect to the Si conduction band 
[15].  So, the barrier height is larger for Al2O3/Si than for HfO2/Si.  This high barrier 
is better at trapping carriers, which makes it more suitable for making nonvolatile 
memory.  The role of the localized energy level due to Al-rich AlO is to trap a carrier 
in the level or release it from the level. 
 
2.2. Capacitance-voltage characteristics 
We measured the high-frequency C-V characteristics of as-deposited and annealed 
Al-rich Al2O3 structures with an Al content of 50%.  The measurements were 
performed at a frequency of 1 MHz at room temperature.  The p-Si wafer was 
connected to the ground.  The maximum applied gate voltage was 4, 5, 6, or 7 V.  
When the maximum applied gate voltage was 4 V, the voltage to the gate electrode 
was swept from 4 V down to -4 V and then back up. The sweep rate was about 1 
V/sec.  The C-V curves for as-deposited [Fig 2(a)] and annealed [Fig. 2(b)] samples 
show a large hysteresis due to charge trapping in the Al-rich Al2O3 layer.  The large 
hysteresis for the annealed sample shows that the Al-rich Al2O3 structure is stable 
after annealing at a high temperature, such as 400°C.  Moreover, the hysteresis curve 
for the annealed sample does not show any deviations from the ideal one and is 
almost the same as the ideal one, while that for the as-deposited sample shows 
deviations.  This strongly suggests annealing reduces the number of defects in the 
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Al2O3 blocking layer.  The types of defects that cause the deviation are not well 
understood yet, and further research is necessary to clarify their origin. 
Next, we examined whether or not the measured capacitance agreed with the 
theoretical one calculated from metal-insulator-semiconductor theory.  This is very 
important for determining the electrical field across each layer.  The insulator 
capacitance, Ci, was estimated to be about 10 pF from Figs. 2(a) and (b).  It is equal to 
the series capacitances of the SiO2, Al-rich Al2O3, and Al2O3; thus, 
322
1111 OAlOAlSiOi CCCC ++= − .  From the dielectric constant of SiO2 (3.9), we 
estimated 
2SiOC  to be 3.9 × ε0S/3.4 nm, where ε0 is the vacuum permittivity and S is 
the sample area.  Assuming that ε0 = 8.85 × 10-12 F/m and S = 2500 µm2 yields 
2SiOC = 25.4 pF.  Now, the dielectric constant of Al-rich Al2O3 with an Al content of 
50% is 8.2, which is almost the same as the value of 8.1 for Al2O3 [12].  So, to 
simplify the calculations, we set the dielectric constant of both materials to 8.  Recent 
experimental results have confirmed this value [17].  Using this dielectric constant, 
OAlC −  and 32OAlC  were estimated to be 35.4 and 29.5 pF, respectively.  These values 
yield an insulator capacitance, Ci, of 9.9 pF, which agrees well with the measured 
value of 10 pF. 
Next, let us consider Cmin, which is the value when V = 7 V in Fig. 2.  As 
previously mentioned, Cmin is the series capacitance of Ci and the capacitance of the 
semiconductor depletion layer, CD:  Dimin CCC 111 += .  CD is given by 
WSC SiD /ε= , where Siε  is the permittivity of Si, and W is the width of the 
semiconductor depletion layer.  The formula for W is [18] 
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where k is the Boltzmann constant, q is the elementary charge, NA is the impurity 
concentration, and ni is the intrinsic carrier density.  From the resistivity of the p-Si 
wafer, we estimated NA to be 316 cm103.1 −×  [18].  Thus, assuming that 
ni= 310 cm1045.1 −×  yields )/ln( iA nN = 13.7.  If we further assume that T = 293 K 
and F/m1085.89.11 12−××=Siε , the width, W, is 265 nm.  Thus, WSC SiD /ε= = 1.0 
pF.  Using the values obtained for Ci and CD, we have Cmin = 0.9 pF, which agrees 
well with the measured value (1 pF). 
Now, let us consider the hysteresis voltage window, ∆V, as a function of the 
maximum applied gate voltage (Fig. 3).  ∆V is the voltage difference at the midpoint 
between the high and the low capacitance.  The blue symbols show ∆V as a function 
of the maximum applied gate voltage calculated from Fig. 2(b).  The red ones show 
how ∆V changes as the maximum applied gate voltage varies from 4 to 12 V.   ∆V 
reaches 8.2 V at a gate voltage of 12 V.  This means that a large applied gate voltage 
causes a large number of charges to be trapped in the Al-rich Al2O3 layer. 
 
2.3. Charge trap density 
We examined the charge trap density of annealed Al-rich Al2O3 film so that we 
could compared it to that of metal nitride-oxide silicon (MNOS) (7 × 1018 cm-3) [19].  
The stored charge per unit area, ∆Q, is given by ∆Q=Cb∆V/2 [19], where Cb is the 
capacitance per unit area of the blocking barrier insulator and ∆V is the hysteresis 
voltage window discussed above.  Cb is given by bb dC ε= , where db is the 
thickness of the blocking insulator and ε is its permittivity.  db is the distance between 
the gate and the center of the charge storage layer: db = 6 + 5/2 = 8.5 nm; and ε is 
121085.88 −×× F/m. These values yield a Cb of about 8.33 23 F/m10−× .  Since ∆V is 
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8.2 V when the applied gate voltage is 12 V (Fig. 3), ∆Q for an Al-rich Al2O3 
memory is 27 C/cm102.34 −× .  As a result, the estimated electron trap density, 
=eN )106.1nm5/(
19 CQ −××∆ , is 318 cm107.42 −× .  This value is six times larger 
than that for MNOS [19].  Furthermore, to our knowledge, it is the largest value ever 
reported for an Al-rich Al2O3 memory.  Table I compares the sheet carrier density, ns, 
of various samples.  In this study, ns was found to be 318 cm107.42 −×  
nm5× = 213 cm1014.2 −× , which is the largest value ever reported.  A large ns is 
suitable for trapping charges in the charge storage layer and is desirable for nanoscale 
devices in which the number of trap sites is insufficient due to statistical fluctuations, 
as is the case for MNOS. 
 
2.4. Data Retention 
The final topic is data retention.  To measure the change in capacitance for as-
deposited [Fig. 4(a)] and annealed [Fig. 4(b)] samples, we first applied a voltage of 7 
V to the gate for 1 s and measured the change in capacitance over time at a gate 
voltage of 0 V.  The initial capacitance was about 9 pF (State A in Fig. 4).  Next, we 
applied a voltage of -7 V to the gate for 1 s and measured it again over time at a gate 
voltage of 0 V.  In this case, the initial capacitance was 1 pF (State B in Fig. 4).  The 
black symbols in Fig. 4 indicate measurement results for room temperature, and the 
red symbols in Fig. 4(b) indicate results for a temperature of 100°C. 
For the as-deposited sample, the large capacitance [A in Fig. 4(a)] drops to 30% 
after 104 s; but for the annealed sample, the capacitance [A in Fig. 4(b)] remains as 
large as 90% after 104 s at both room temperature and 100°C.  This means that the 
device should be able to store data for more than 8103×  s.  The reason for the good 
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data retention is that thermal annealing reduces the leakage current of the Al2O3 
blocking layer. 
There are two more points regarding Fig. 4(b).  One is that the capacitance for B 
does not change as much as that for A.  This is because the initial capacitance for A is 
located on a steep part of the slope of the C-V curve [Fig. 2(b)], while that for B is 
located on more gradual slope.  The flat-band voltage shift changes in proportion to 
log t.  So, the change in capacitance depends on the initial position on the C-V curve. 
The other point is that the initial capacitance at a temperature of 100°C is lower 
than that at room temperature.  This is probably because the initial flat-band voltage 
shift is smaller at 100°C than at room temperature, which might be caused by carrier 
detrapping at a high temperature.  These two points become much clearer in the 
following discussion of the flat-band voltage shift. 
Here, we investigate flat-band voltage shift as a function of time. It changes in 















= . (2) 
The LD obtained from NA is LD = m1058.3 8−× .  Thus, we have 
 ( ) F1035.7m1050
nm8.35
F/m1085.89.11 122612 −−− ×=×××=S
LD
















= . (4) 
Using this CFB, we calculated the flat-band voltage shifts to be 1.66 and –1.68 V from 
the right- and leftmost C-V curves in Fig. 2(b), respectively. 
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Next, from the change in capacitance in Fig. 4(b), we calculated the flat-band 
voltage shift as a function of time.  We assumed that the rightmost C-V curve in Fig. 
2(b) did not change shape and just moved to the left as t increased. Similarly, we 
assumed that the leftmost curve did not change shape and just moved to the right as t 
increased.  The flat-band voltage shift over time (Fig. 5) can be calculated from the 
change in capacitance.  The flat-band voltage shift changes in proportion to log t.  The 
solid lines are extrapolations.  This graph indicates that this device should be able to 
store data for more than 10 years. 
 
3. Conclusion  
In summary, we deposited Al2O3/Al-rich Al2O3/SiO2 thin films on p-Si 
substrates by RF magnetron co-sputtering.  From C-V hysteresis measurements, we 
found that this structure provides the largest charge trap density ever reported for Al-
rich Al2O3; the value is six times larger than that for MNOS.  The results of a data 
retention experiment indicate that the device should be able to store data for almost 
ten years.  The simple structure of the gate makes this a promising structure for low-
cost nonvolatile memory. 
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Figure captions: 
Fig. 1. Structure of sample with Al-rich Al2O3: 
 (a) cross section and (b) energy band diagram. 
Fig. 2. C-V characteristics of Al-rich Al2O3 layer:  (a) as-deposited and (b) annealed. 
Fig. 3. Hysteresis voltage window vs. maximum applied gate voltage. 
Fig. 4. Timewise change in capacitance for (a) as-deposited and (b) annealed 
samples. 
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